

Memory Array Incorporating Memory Cells Arranged In NAND Strings Luca G. Fasoli, et al. 10/729,843





FIG. 1






FIG. 3




FIG. 4





FIG. 5










FIG. 7


















FIG. 13






FIG. 15





FIG. 16

Memory Array Incorporating Memory Cells Arranged In NAND Strings Luca G. Fasoli, et al. 10/729,843

15/17



GLOBAL BIT LINES 103, 107 ON ONE LAYER \rightarrow FIG. 17B GLOBAL BIT LINES 105, 109 ON 2ND LAYER




FIG. 17C





FIG. 17D






FIG. 18